18 Mar

Pre Silicon Verification Engineer - Bangalore - Intel

Position
Pre Silicon Verification Engineer
Company
Intel
Location
Bangalore KA
Opening
18 Mar, 2017 30+ days ago

Intel as the company that open the jobs vacancy, have some qualification and spesification especially for the Pre Silicon Verification Engineer jobs vacancy. To find out more information and about qualification and spesification details, walkin interview schedule, the address of the company, the company contact info (email/phone number) of Intel company, please start to apply for the job vacancy with fill the jobs application with click the 'Apply This Job' button below.

Job Description
This role is for a pre-silicon verification engineering position within the SDG India NCS Baseband team located in Bengaluru. SDG NCS group part of PEG is responsible for designing and delivering chips that create and enable next generation wireless infrastructure. These are highly integrated, complex chips powers up wireless base stations. As Intel Engineer you will be part of the team that is critical to success of these designs and you will be responsible for: Create the verification plan for the assigned IP subsystems, sub-blocks. Architecting and Implementing of functional verification environments Test benches Develop preSilicon functional validation tests to verify that system will meet design requirements, debug, run regressions and coverage analysis Working with SoC team, for reviews and issues

Qualifications

The applicant should have Bachelor/Master's degree in Electrical Electronics or Computer System or related Engineering or equivalent with 5-7 years of pre-silicon verification experience. Sound understanding of functional verification fundamentals encompassing state machine verification, complex protocol verification, functional test strategies, directed and stress test generation, verification infrastructures and verification and/or debug flowsExtensive knowledge of System Verilog and working knowledge of verification methodologies like OVM and UVM. Adept in scripting Perl* and others and be conversant with flows and tools for VLSI functional verification Experience with high speed I/O such as PCI Express or ARM AMBA protocols is added advantage. Excellent written and verbal communication skills The quality of the design and the final product is directly proportional to the quality of the design verification work. Behavioral traits for this position include: Strong problem solving and tolerance of ambiguity. A self-starter with the ability to assume leadership roles Ability to Multitask and ability to work well in a diverse team environment Inside this Business Group

The Platform Engineering Group (PEG) is responsible for the design, development, and production of system-on-a-chip (SoC) products that go into Intel’s next generation client and mobile platforms. PEG strives to lead the industry moving forward through product innovation and world class engineering.


Other Pre Silicon Verification Engineer Jobs Vacancy

17Mar

Verification Engineer. Job Openings in Nvidia for Verification Engineer, this job opened at 17 Mar, 2017. We are now looking for a Senior Verification Engineer - Flash Verification. You will be working with architects, designers, pre- and post-silicon verification... ... (Read more about Verification Engineer - Bangalore - Nvidia)


03May

Analog Mixed Signal Design Verification Engineer. Job Openings in Synaptics for Analog Mixed Signal Design Verification Engineer, this job opened at 03 May, 2017. In this role, the engineer will be responsible for the design and verification of mixed-signal integrated circuits that implement innovative mobile display... ... (Read more about Analog Mixed Signal Design Verification Engineer - Hyderabad - Synaptics)


28Apr

Design Verification Engineer. Job Openings in Analog Devices for Design Verification Engineer, this job opened at 28 Apr, 2017. Developing verification methodologies to keep up with industry-wide trends in verification. Analog Devices' IOT Platforms Group is seeking a senior / lead... ... (Read more about Design Verification Engineer - Bangalore - Analog Devices)


20Jun

Engineer. Job Openings in Aricent for Engineer, this job opened at 20 Jun, 2017. ATPG, MBIST and BSCAN verification at pre & post layout. ATPG, MBIST and BSCAN verification at pre & post layout netlist.... ... (Read more about Engineer - Bangalore - Aricent)


14Jun

Icb Staff Design Engineer. Job Openings in Broadcom for Icb Staff Design Engineer, this job opened at 14 Jun, 2017. He/She will be responsible for block-level and chip-level implementation of SCAN and MBIST including but not limited to pre-layout gate-level verification,... ... (Read more about Icb Staff Design Engineer - Bangalore - Broadcom)